

1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5

In the Claims:

Claims 1-13, 15-25 are currently pending.

Listing of the Claims

1. (Allowed) A method for debugging a target computer that utilizes virtual memory paging, the method comprising:

transferring physical memory data from the target computer to a host computer; and

replicating virtual memory data from the physical memory data on the host computer, wherein the virtual memory data on the host computer is identical to virtual memory data on the target computer.

2. (Allowed) The method as recited in claim 1, further comprising debugging a fault on the target computer by analyzing replicated data on the host computer.

3. (Allowed) The method as recited in claim 1, further comprising caching the replicated data in memory on the host computer.

4. (Allowed) The method as recited in claim 1, wherein the target computer includes an operating system that uses table-driven paged memory management.

5. (Currently Amended) The method as recited in claim 1, wherein:

the target computer includes a processor that has halted execution; and

1 the virtual memory data is located in physical memory of the target
2 computer.

3
4 6. (Currently Amended) A host computing system, comprising:
5 a processor;
6 memory;
7 means for establishing a connection between the memory and memory of a
8 target computer;
9 a data retrieval component configured to transfer address data from memory
10 of the target computer to the memory;
11 an address translation component configured to replicate virtual memory
12 addresses from the address data in the memory[[],] ; and
13 wherein the virtual memory addresses data in the host computing system are
14 identical to virtual memory addresses data of the target computer.

15
16
17 7. (Original) The host computing system as recited in claim 6,
18 further comprising cache memory configured to store the replicated virtual
19 memory addresses.

20
21 8. (Original) The host computing system as recited in claim 6,
22 wherein the host-side address translation component is further configured to
23 validate the replicated virtual memory addresses.

1 9. (Original) The host computing system as recited in claim 6,
2 further comprising a memory management verifier that verifies that a processor of
3 the target computing system has memory management enabled.

4
5 10. (Original) The host computing system as recited in claim 6,
6 wherein the means for establishing a connection between the memory and memory
7 of a target computer comprises hardware-assisted debug probes.

8
9 11. (Allowed) A method, comprising:
10 accessing address tables from physical memory of a target computer system;
11 replicating the address tables on a host computing system; and
12 using data contained in the address tables to derive virtual address data that
13 was used on the target computer system, wherein the virtual address data on the
14 host computer system are identical to virtual address data on the target computer
15 system.

16
17 12. (Allowed) The method as recited in claim 11, further comprising
18 storing the address tables in memory on the host computer system.

19
20 13. (Allowed) The method as recited in claim 11, further comprising
21 caching the virtual address data on the host computer system.

22
23 14. (Canceled)

1 15. (Allowed) The method as recited in claim 11, further comprising
2 determining if memory management of a target computer system processor is
3 enabled.

4
5 16. (Allowed) The method as recited in claim 11, further comprising
6 performing the method only if memory management of a target computer system
7 processor is enabled.

8
9 17. (Allowed) The method as recited in claim 11, wherein the
10 accessing further comprises:

11 locating the address tables in physical memory of the target computer
12 system; and

13 reading the address tables from the target computer.

14
15 18. (Allowed) The method as recited in claim 11, further comprising
16 validating the virtual address data to ensure it is identical to the virtual address data
17 stored on the target computer system.

18
19 19. (Allowed) The method as recited in claim 11, further comprising
20 debugging a fault that occurred on the target computer by analyzing the virtual
21 address data on the host computer system.

22
23 20. (Allowed) A computer-readable medium containing processor-
24 executable instructions that, when executed on a processor, perform the method of
25 claim 11.

1
2 21. (Currently Amended) One or more computer-readable media
3 containing computer-executable instructions that, when executed by a computer,
4 perform the following steps:

5 transferring physical memory data of a target computer to a host computer;
6 translating address data contained in the physical memory data to virtual
7 addresses utilized by the target computer~~[[,]]~~ and

8 wherein the virtual ~~addresses~~ memory data on the host computer are
9 identical to virtual ~~addresses~~ memory data on the target computer.

10
11 22. (Original) The one or more computer-readable media as recited in
12 claim 21, further comprising computer-executable instructions that, when executed
13 by a computer, perform the following steps:

14 locating address data in the physical memory of the target computer; and
15 transferring only the address data to the host computer.

16
17 23. (Original) The one or more computer-readable media as recited in
18 claim 21, further comprising computer-executable instructions that, when executed
19 by a computer, caches data transferred from the target computer on the host
20 computer.

21
22 24. (Original) The one or more computer-readable media as recited in
23 claim 21, further comprising computer-executable instructions that, when executed
24 by a computer, validating the transferred data to determine if the transferred data is
25 identical to the contents of the physical memory.

1
2 25. (Original) The one or more computer-readable media as recited in
3 claim 21, further comprising computer-executable instructions that, when executed
4 by a computer, determining if memory management is enabled on a processor in
5 the target computer prior to transferring data.
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25